

SHERLOC: Secure and Holistic Control-Flow Violation Detection on Embedded Systems

(Accepted at ACM CCS 2023)

Xi Tan and Ziming Zhao

CactiLab, Department of Computer Science and Engineering, University at Buffalo

{xitan, zimingzh}@buffalo.edu



1 Introduction

Microcontroller-based embedded systems are often programmed in low-level languages and are vulnerable to control-flow hijacking. But inlined control-flow integrity (CFI) enforcement solutions increase the binary size and change the memory layout. Trace-based control-flow violation detection (CFVD) offers an alternative, but existing solutions are **application-oriented**, requiring kernel modifications to store and analyze the trace, limiting their use to monitor privileged codes.

2 System-oriented CFVD

Monitor control-flow transfers both within and among privileged and unprivileged components.

• Interrupt-aware

- Interrupts and exceptions occur asynchronously and cannot be anticipated through static analysis or dynamic training. E.g., $\langle c_7, t_1 \rangle$

• Scheduling-aware


- Scheduler may resume any running tasks' execution. E.g., both $\langle s_2, b_5 \rangle$ and $\langle s_2, c_7 \rangle$ are legitimate control-flow transfers.

• Secure hardware tracing

- Prevent privileged but potentially compromised system to disable tracing

• Secure trace storage and analysis

- Secure trace from the protected system



SCFVD verifies each indirect control-flow transfer must match an edge in the interprocedural CFG (G_S) or the destination must match an address in the interrupt ISR address list (I_K) or the set of task entry or re-entry list (Y_T)

System-oriented CFVD (SCFVD). Given the trace $R_S = (r_0, r_1, \dots, r_n)$ of a system S including a kernel \mathcal{K} and tasks \mathcal{T} , SCFVD verifies that $r_i \in E_S \vee r_i.d \in I_K \cup Y_T, \forall i \in \{0, 1, \dots, n\}$.

3 System and Threat Model

- The system features a hardware trace unit. Filtering capabilities are not required.
- The system supports TEE and secure boot for code integrity.
- Attackers can exploit privileged code bugs of the protected system via memory corruptions.

4 Design Overview




Figure 2: SHERLOC comprises offline analysis and runtime configuration and enforcement modules. The unmodified protected system program runs in the non-secure state, whereas SHERLOC runtime modules execute in the secure state.

5 Runtime Detection Policy

The approach that SHERLOC takes for handling each type of dereferenced instruction in the trace. $\langle s, d \rangle$: a standard trace record. $(\langle s_1, d_1 \rangle, \langle s_2, d_2 \rangle)$: a pair of interrupt or exception return trace records. IBT: Indirect branch table. VT: non-secure state vector table. RCS: the current task- or kernel-specific reconstructed call stack. Y_T : task entry and re-entry address list.

Type	Instruction(s)	Ins. Size	How to Identify the Type?	SHERLOC Actions
Direct branch (§4.4.1)	B{cond} #imm	2/4	The dereferenced instruction	Skip the record
Direct call (§4.4.1)	BL{cond} #imm	4	The dereferenced instruction	RCS.push(s + 4)
Indirect branch (§4.4.1)	BX{cond} Rx	2	The dereferenced instruction	if $\langle s, d \rangle \notin \text{IBT}$, reset
	TBB/TBH {PC, ...}	4	The dereferenced instruction	
Indirect call (§4.4.1)	BLX Rx	2	The dereferenced instruction	if $\langle s, d \rangle \notin \text{IBT}$, reset; else RCS.push(s + 2)
	BX LR			
Function return (§4.4.2)	POP {..., PC}	2/4	The dereferenced instruction	if $d \neq \text{RCS.pop}()$, reset
	LDM SP!, {..., PC}			
Sync. exception (§4.4.3)	SVC #imm	2	$s[A\text{-bit}]$	if $d \notin \text{VT}$, reset; else if $d \neq \text{PendSV}$, RCS.push(s)
Non-PendSV async. interrupt (§4.4.3)	N/A	N/A	$s[A\text{-bit}]$	if $d \notin \text{VT}$, reset; else if $d \neq \text{PendSV}$, RCS.push(s)
Non-PendSV ISR return (§4.4.4)	BX LR		The dereferenced instruction and	if bare-metal and $d_2 \neq \text{RCS.top}()$, reset;
	POP {..., PC}	2/4	$(d_1 == \text{EXC_RETURN} \wedge s_2 == \text{EXC_RETURN})$	else if bare-metal and $d_2 == \text{RCS.top}()$, RCS.pop();
	LDM SP!, {..., PC}			else go to PendSV ISR return handling
PendSV async. interrupt (§4.4.5)	N/A	N/A	$s[A\text{-bit}]$	if $d == \text{PendSV}$, $Y_T.add(s)$ and $Y_T.add(\text{RCS.pop}())$
PendSV ISR return (§4.4.6)	BX LR		The dereferenced instruction and	if $d_2 \notin Y_T$, reset;
	POP {..., PC}	2/4	$(d_1 == \text{EXC_RETURN} \wedge s_2 == \text{EXC_RETURN})$	and assuming the next trace record is $\langle s_n, d_n \rangle$, and $d_n \notin Y_T$, reset

6 Running Example on FreeRTOS

$[]$ represents RCS with the top on the right-hand side. Black $[]$ represents the active RCS, and gray $[]$ represents an inactive RCS.

Trace Buffer	Runtime Enforcement	RCS for Task A	RCS for Task B	Y_T
$\langle a_3, a_4 \rangle$	Direct branch: skip	$[a_1+4]$	$[...]$	$\{b_4+4, l_2, \dots\}$
$\langle a_1, a_2 \rangle$	Direct call: RCS.push(a_1+4)	$[a_1+4]$	$[...]$	$\{b_4+4, l_2, \dots\}$
$\langle a_5, a_6 \rangle$	Function return: $a_6 == \text{RCS.pop}()$	$[...]$	$[...]$	$\{b_4+4, l_2, \dots\}$
$\langle l_3, a_8 \rangle$	Function return: a_8 is in Y_T ($a_8 == a_7+4$)	$[a_1+4]$	$[...]$	$\{b_4+4, l_2, \dots, a_7+4\}$
$\langle \text{EXC_RETURN}, l_2 \rangle$	PendSV ISR return: l_2 is in Y_T	$[a_1+4]$	$[...]$	$\{b_4+4, l_2, a_7+4, \dots, l_2\}$
$\langle s_2, \text{EXC_RETURN} \rangle$	s_1 is PendSV ISR address: $Y_T.add(l_2)$ and $Y_T.add(b_4+4)$	$[a_1+4]$	$[...]$	$\{l_2, b_4+4, l_2, a_7+4, \dots\}$
$\langle l_2, s_1 \rangle$	Direct call: RCS.push(b_4+4)	$[a_1+4]$	$[...]$	$\{l_2, a_7+4, \dots\}$
$\langle \text{EXC_RETURN}, b_3 \rangle$	PendSV ISR return: b_3 is in Y_T	$[a_1+4]$	$[...]$	$\{l_2, a_7+4, \dots, b_3\}$
$\langle s_2, \text{EXC_RETURN} \rangle$...	$[a_1+4]$	$[...]$	$\{b_3, l_2, a_7+4, \dots\}$
$\langle l_2, s_1 \rangle$	s_1 is PendSV ISR address: $Y_T.add(l_2)$ and $Y_T.add(a_7+4)$	$[a_1+4]$	$[...]$	$\{b_3, l_2, a_7+4, \dots\}$
$\langle a_7, l_1 \rangle$	Direct call: RCS.push(a_7+4)	$[a_1+4, a_7+4]$	$[...]$	$\{b_3, \dots\}$
$\langle a_3, a_4 \rangle$	Direct branch: skip	$[a_1+4]$	$[...]$	$\{b_3, \dots\}$
$\langle a_1, a_2 \rangle$	Direct call: RCS.push(a_1+4)	$[a_1+4]$	$[...]$	$\{b_3, \dots\}$
...	...	$[...]$	$[...]$	$\{b_3, \dots\}$

Legend: Green box: Direct transfer; Pink box: Function return; Purple box: ISR entry; Gray box: ISR return

